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II. INTRODUCTION
III-V compound semiconductors on Si substrates are expected to appear in commercial complementary metal-oxidesemiconductor (CMOS) implementations within a couple of years [1] , taking advantage of the excellent transport properties of these semiconductors to reach faster and more energyefficient circuits. One way to ensure high-quality materials for such highly lattice-mismatched integration, is through the use of a nanowire geometry [2] . Vertical nanowire MOSFETs allow for small footprints, as the channel and metal contact lengths are decoupled. It has been suggested that such integration can outperform lateral devices at highly scaled technology nodes [3] , [4] . Furthermore, the geometry simplifies the fabrication of a gate-all-around transistor, which ensures good electrostatic control of the transistor channel. Reducing the nanowire diameter further improves electrostatics, but can also increase the series resistance from the ungated regions as well as increasing the metal-semiconductor contact resistance. One way of reducing these resistances is through high doping in the contact regions, which could be accomplished during nanowire growth. However, high-precision doping control of the nanowire core along the axial direction has proven very challenging [5] , resulting in imprecise alignment of the electrodes and separation layers.
To address these issues, we have developed a self-aligned, gate-last process, allowing for local reduction of the nanowire diameter in the channel region using digital etching. InAs nanowires with a doped outer shell around an undoped core are used to implement transistors with a thin intrinsic channel and thicker doped contact regions. Furthermore, the process allows for the fabrication of MOSFETs with varying gate lengths, L G , on the same sample. Using the described methods, the best combined performance of transconductance and subthreshold slope for any vertical nanowire MOSFET is demonstrated. 
III. DEVICE FABRICATION
InAs nanowire MOSFETs are fabricated on lowly p-doped Si (111) substrates with an epitaxially grown InAs buffer layer [6] . The InAs layer serves both as a buffer layer for nanowire growth and as a low-resistive device bottom contact, avoiding transport over the InAs/Si heterojunction potential barrier [7] . The nanowires are grown using metal organic vapor-phase epitaxy (MOVPE) using the vapor-liquid-solid (VLS) method from electron-beam defined Au particles positioned in double-row arrays with 200 nm spacing. The nanowires consist of a 200 nm long undoped core segment with a diameter of 35 nm, followed by a 400 nm highly doped top segment. By increasing the group V to group III molar ratio in the second step, the highly n-doped InAs also overgrows on the undoped section, forming a 10 nm thick shell surrounding the undoped core, as illustrated in Fig. 1a .
To define the top contact, hydrogen silsesquioxane (HSQ) is applied and exposed with an electron beam at an acceleration voltage of 50 kV, where the exposure dose determines • C, respectively. This is followed by gate metal sputtering of W and definition of the gate edge using an etched back spin-on resist. An illustration can be seen in Fig. 1c , showing an overlapping gate on the top side and edge-to-edge alignment on the source-side. A 100 nm organic second spacer is fabricated followed by sputtering of the top metal electrode stack with the final device architecture shown in Fig. 1d . Scanning electron micrographs of the devices after the thinning of the channel region and after the complete fabrication are shown in Fig. 2a and Fig. 2b , respectively.
IV. RESULTS AND DISCUSSION The transfer characteristics for a vertical InAs nanowire MOSFET with a channel diameter of 28 nm and a gate length of 190 nm can be seen in Fig. 3 . A peak transconductance, g m,max , of 0.85 mS μm −1 , normalized to the circumference, and a minimum subthreshold swing, SS, of 154 mV dec −1 is measured at V DS = 0.5 V. Furthermore, enhancement mode operation is observed with a V T = 0.3 V. The device characteristics are modeled using a virtual source model [8] , and show good fit to measured transfer and output data, illustrated in Fig. 3a and Fig. 4a , using an injection velocity, v inj , of 1.9 × 10 7 cm s −1 and an electron mobility, μ e , of 1400 cm 2 V −1 s −1 . Fig. 4b shows the voltage gain, g m /g d , as a function of g m and V DS for the same device. The good electrostatic control provides high gain at low gate overdrive, although it is lowered as g m approaches g m,max , originating from series resistances on both the drain and source. The transfer characteristics for the devices with the highest g m,max and the lowest SS, corresponding to 1.29 mS μm −1 and 90 mV dec −1 , are shown in Fig. 5a and b, respectively. The DC performance metrics are extracted for 60 devices with varying gate lengths and compared to other vertical III-V nanowire MOSFETs [9] - [13] . Fig. 6a and b show that the fabricated devices with the self-aligned gate-last process compare favorably to other work, especially the improved Q = g m,max /SS [14] demonstrates that our fabrication method yields a good combination of on and off performance. The highest value for Q is 8.2, which is, to the authors knowledge, higher than for any previously demonstrated vertical nanowire MOSFET. Fig. 6c show g m,max plotted versus R on and it indicates that g m is limited by access resistance. From the virtual source modelling, shown in Fig. 3a , the intrinsic g m,max is estimated to 2.2 mS μm −1 .
Devices with different L G in the range between 70 and 200 nm are fabricated by varying the first HSQ layer thickness. The impact of a varying L G is shown for g m,max , R on , and the threshold voltage, V T , in Fig. 7a-c, respectively . A small increase in g m as L G is reduced can be observed, combined with a lowering of V T . From the RON dependency, an average access resistance for these devices of about 750 Ω μm is extracted, further indicating that the device DC performance is limited by access resistance. By comparing measurements when keeping the bottom of the nanowires grounded to top-ground measurements, it is found that the majority of the resistance is situated on the top side, probably due to high contact resistance at the W-InAs interface.
V. CONCLUSION In this work, we have demonstrated the highest performance in terms of g m,max and SS for any vertical nanowire MOSFET, with g m,max reaching 1.29 mS μm −1 and SS of 90 mV dec −1 . This performance is achieved through the use of a novel self-aligned, gate-last fabrication process on a Sisubstrate. The method allows for gate length scaling as well as separate optimization of the channel region and the contact regions.
IEDM15-805 31.2.3
